Thank you for sending your enquiry! One of our team members will contact you shortly.
Thank you for sending your booking! One of our team members will contact you shortly.
Course Outline
RISC-V Architecture Fundamentals and Ecosystem Overview
RISC-V ISA Landscape and Industry Adoption
- The open ISA philosophy and the landscape of RISC-V International standardization.
- Mental models of RISC-V: Load-Store architecture, register files, and byte ordering.
- Comparative analysis with ARM, x86, and POWER architectures: evaluating trade-offs for heterogeneous computing environments.
- Assessment of ecosystem maturity, including players like SiFive, T-Head, Western Digital, and the expanding open-source silicon community.
- Standardized interfaces such as the RISC-V Privileged ISA and Machine Software Abstraction Layer (MSBL).
Memory Models and ABI Compliance
- Unprivileged Architecture specification: covering CSR maps, exception handling, and memory hierarchies.
- RV32I/RV64I instruction sets and ABI compliance to ensure cross-platform binary portability.
- Memory ordering conventions and barrier instructions essential for multiprocessor systems.
RISC-V Assembly Programming and Compiler Toolchain
Low-Level Instruction Programming
- Fundamental integer instructions (I), Multiply/Divide (M), and Atomic operations (A) extensions.
- Bitness-aware programming strategies tailored for 32-bit and 64-bit RISC-V targets.
- Calling conventions and stack frame management crucial for embedded and real-time software systems.
Compiler Toolchain Proficiency
- Utilizing LLVM-based compiler toolchains, including Clang, LLVM, and Binutils for RISC-V cross-compilation.
- Configuring linker scripts, sections, and memory layouts for bare-metal and RTOS environments.
- Leveraging compiler intrinsics, optimization levels, and profiling-driven code tuning.
- Workflows for open-source toolchain development: building, testing, and packaging custom GCC/Clang toolchains.
Embedded Systems Development and Real-Time Operating Systems
Bare-Metal and RTOS Programming
- Employing Rust for RISC-V systems programming, focusing on zero-cost abstractions, unsafe memory management, and bare-metal development.
- Navigating No-Std environments: custom linkers, device driver development, and memory-mapped I/O.
- Developing Zephyr RTOS and Buildroot BSPs for RISC-V targets.
- Peripheral interfacing: programming GPIO, I2C, SPI, UART, and DMA controllers.
Power and Performance Optimization
- Optimizing clock gating, power domain management, and low-power modes.
- Analyzing performance with cycle-accurate simulation profilers and hardware performance counters.
- Tuning real-time interrupt latency for safety-critical applications.
Linux Kernel and Bootloader Development for RISC-V
Boot Firmware and Bootloader Ecosystem
- Developing bootloader firmware using OpenSBI (implementation of the SBI specification).
- Implementing UEFI/EDK II on RISC-V for modern firmware boot stacks.
- Porting Coreboot and U-Boot for RISC-V single-board computers.
Linux Kernel Integration
- Contributing to the RISC-V mainline kernel: handling device tree overlays, CPU topology, and interrupt controller (AIA) driver development.
- Developing Vendor BSPs and configuring kernels for custom SoC platforms.
- Ensuring file system support, networking stack functionality, and containerization support (Docker, Kubernetes) on RISC-V host systems.
RISC-V SoC Design and FPGA Prototyping
Multicore SoC Architecture and Integration
- Applying Network-on-Chip (NoC) design methodologies for RISC-V multi-core processors.
- Implementing Axi4/CHI cache coherence and inter-processor communication protocols.
- Integrating open-source IPs from OpenCores and ChIPS Framework alongside vendor RTL components.
- Designing bus matrices and integrating memory controllers (DDR, SRAM, eMMC, PCIe).
FPGA-Based Processor Prototyping
- Synthesizing and implementing RISC-V cores on FPGA platforms (e.g., BOOM, VexRiscv, PULP).
- Utilizing SystemVerilog Assertions (SVA) and UVM-based functional verification methodologies.
- Applying formal verification tools and property-based testing for RISC-V core validation.
RISC-V Vector Extensions and Domain-Specific Acceleration
RVV (RISC-V Vector) Extension Deep Dive
- Exploring vector load/store, vector-fused multiply-add (VFMA), and matrix computation acceleration.
- Utilizing variable-length vector operations (VL, VLEN) for workload-optimized SIMD execution.
- Leveraging vector mask operations, segment control, and data type flexibility for DSP and ML workloads.
Custom DSP and Domain-Specific Instruction Design
- Designing domain-specific accelerators via custom extensions and CBAR-based operand interfaces.
- Modifying compiler frontends to support custom instruction generation and code emission.
- Establishing hardware-software partitioning strategies for accelerator integration in production SoCs.
AI Acceleration and Edge Machine Learning on RISC-V
NPU Design and Integration for RISC-V Processors
- Architecting Neural Processing Units: systolic arrays, tensor cores, and weight compression for on-chip AI acceleration.
- Applying model quantization techniques (INT8, INT4, FP8) for edge deployment on RISC-V.
- Ensuring framework compatibility with TensorFlow Lite Micro, ONNX Runtime, and PyTorch Edge on RISC-V targets.
Heterogeneous Computing for AI Workloads
- Co-designing RISC-V host CPUs with AI accelerator NPUs for real-time inference pipelines.
- Optimizing memory subsystems: managing HBM/DDR bandwidth for ML model weights and activations.
- Managing thermal and power budgets for edge AI inference systems.
Hardware Security and Confidential Computing on RISC-V
Physical Memory Protection and Trusted Execution
- Implementing Physical Memory Protection (PMP) and Page Table walker security mechanisms.
- Designing Secure Enclave/TEE architectures for RISC-V, including OP-TEE integration and SEV-class trusted execution environments.
- Securing the boot chain: establishing root of trust, secure boot, and measured launch attestation.
Cryptographic Acceleration
- Utilizing RISC-V cryptographic extensions (Zk, Zkr, K extensions) for SHA, AES, RSA, RSA-PSS, and ECC acceleration.
- Integrating post-quantum cryptography (PQC) for next-generation RISC-V processors.
- Employing side-channel attack mitigation techniques: constant-time programming, masking, and hardware random number generators.
Advanced Custom Architecture and ISA Extension Design
Domain-Specific Architecture and Custom Instruction Extensions
- Mastering ISA extension design methodology: encoding, encoding tables, ABI impact analysis, and the submission process to RISC-V International.
- Designing custom register files with CBAR (Custom Base Address Registers) for operand dispatch.
- Implementing instruction pipelining, hazard detection, and pipeline modifications for custom extensions.
Verification and Signoff of Custom Architecture Modifications
- Designing testbenches for custom extensions: generating directed versus constraint-random stimuli.
- Establishing regression testing frameworks and coverage-driven verification for architectural modifications.
- Conducting interoperability testing to ensure custom instructions function within established ABI constraints.
Safety-Critical and Automotive RISC-V Applications
Functional Safety and Automotive Standards Compliance
- Achieving ISO 26262 functional safety compliance for RISC-V automotive processors.
- Defining ASIL-Q classification and developing safety manuals for RISC-V silicon IP.
- Ensuring deterministic interrupt handling, lockstep core pairs, and memory protection for safety-critical RISC-V systems.
Industrial Real-Time and Edge Computing Applications
- Meeting IEC 61508 SIL compliance and implementing deterministic scheduling on RISC-V multicore platforms.
- Developing Industrial IoT gateways with RISC-V, focusing on connectivity, edge analytics, and OTA firmware update systems.
Capstone Project: End-to-End RISC-V System Development
Full Lifecycle Project
- Architecture specification: designing ISA extensions and core configuration for a defined use case.
- RTL implementation in SystemVerilog with UVM testbenches and formal verification coverage.
- FPGA prototyping, boot firmware development, and bare-metal driver stack integration.
- Customizing Linux BSP and toolchains for the custom RISC-V core.
- Deploying AI workloads: integrating NPUs, performing model quantization, and conducting performance benchmarking.
- Validating security: enforcing PMP, implementing secure boot, and benchmarking cryptographic acceleration.
- Producing technical architecture documentation, analyzing IP strategies, and delivering cross-functional team presentations.
Requirements
None.
21 Hours
Testimonials (2)
The explanations and interactivity of the trainer, he really brought the subject well; and even-though I was probably not experienced enough, I did learn a lot from it!
Pieter Bruynseels - Spot Buy Center BV
Course - Design Patterns
I liked the platform we used. It was really nice and easy to use. I liked the typescript section, the part about namespaces and modules.
